

IN THE CLAIMS

Please cancel claim 1 without prejudice or disclaimer.

Applicants note that claim 2 is not amended to overcome prior art but to be written in independent form. Further, Applicants note that claims 3 and 4 are not amended to overcome prior art but to provide consistency with the cancellation of claim 1. Further, Applicants note that claim 4 is not amended to overcome prior art but to correct a typographical error. The amendments made to claims 2-4 are not narrowing in scope and therefore no prosecution history estoppel arises from the amendments to claims 2-4. *Festo Corp v. Shoketsu Kinzoku Kogyo Kabushiki Co.*, 62 USPQ2d 1705, 1711-1712 (2002); 56 USPQ2d 1865, 1870 (Fed. Cir. 2000). Further, the amendments made to claims 2-4 were not made for a substantial reason related to patentability and therefore no prosecution history estoppel arises from such amendments. *See Festo Corp.*, 62 USPQ2d 1705 at 1707 (2002); *Warner-Jenkinson Co. v. Hilton Davis Chemical Co.*, 41 USPQ2d 1865, 1873 (U.S. 1997).

Claim 1 (canceled)

1 Claim 2 (currently amended): [The semiconductor device of claim 1] A  
2 semiconductor device including a core and a periphery, the semiconductor device  
3 comprising:

4 a plurality of core gate stacks in the core, each of the plurality of core gate  
5 stacks including a first polysilicon gate and a WSi layer above the first polysilicon  
6 gate, wherein each of the plurality of core gate stacks includes an edge[, the  
7 semiconductor device further comprising:]

8 a plurality of core spacers, each of the plurality of core spacers residing along  
9 an edge of the plurality core gate stacks;

10 a plurality of sources in the core, the plurality of sources residing between a  
11 portion of the plurality of core gate stacks; and

12 a plurality of periphery gate stacks in the periphery, each of the plurality of  
13 periphery gate stacks including a second polysilicon gate and a CoSi layer on the  
14 second polysilicon gate.

1 Claim 3 (currently amended): The semiconductor device of claim [1] 2 wherein each  
2 of the plurality of periphery gate stacks includes an edge, the semiconductor device  
3 further comprising:

4 a plurality of periphery spacers, each of the plurality of periphery spacers  
5 residing along an edge of the plurality periphery gate stacks.

1 Claim 4 (currently amended): The semiconductor device of claim [1] 2 wherein each  
2 of the plurality of core gate stacks includes the first polysilicon gate, the WSi layer  
3 above the first polysilicon gate, a layer of polysilicon above the WSi layer and a  
4 capping layer above the [WSi layer] layer of polysilicon.

1 Claim 5 (original): The semiconductor device of claim 4 wherein the capping layer is  
2 a SiN layer.

1 Claim 6 (original): The semiconductor device of claim 4 wherein the capping layer is  
2 a SiON layer.

Claims 7-15 (withdrawn)

1 Claim 16 (new): A semiconductor device comprising:

2 a plurality of core gate stacks in a core, wherein each of said plurality of core  
3 gate stacks comprises a first polysilicon gate and a WSi layer above said first  
4 polysilicon gate and a polysilicon capping layer above said WSi layer and an  
5 additional capping layer above said polysilicon capping layer;

6 a plurality of sources in said core, wherein said plurality of sources resides  
7 between a portion of said plurality of core gate stacks; and

8 a plurality of periphery gate stacks in a periphery, wherein each of said  
9 plurality of periphery gate stacks comprises a second polysilicon gate and a CoSi  
10 layer above said second polysilicon gate.

1 Claim 17 (new): The semiconductor device as recited in claim 16, wherein said  
2 additional capping layer functions as an antireflective layer.

1        Claim 18 (new): The semiconductor device as recited in claim 16, wherein said  
2        additional capping layer is a SiN layer.

1        Claim 19 (new): The semiconductor device as recited in claim 16, wherein said  
2        additional capping layer is a SiON layer.